Abstract-In this paper, the design, fabrication, and test of highefficiency, high-power -band harmonic-tuned power amplifiers in GaN technology is reported. The amplifier has been designed utilizing second-harmonic tuning for high-efficiency operation, thus exploiting the high-breakdown voltage peculiarity of GaN-based devices. Realized in a hybrid form, the amplifier has been characterized in terms of small-signal, power, and intermodulation (IMD) performance. An operating bandwidth over 20% around 5.5 GHz, with 33-dBm minimum output power, and 60% drain efficiency at center frequency is demonstrated, together with low IMD.
I. INTRODUCTION

P
OWER amplifiers (PAs), which are used in mobile or wireless transmitter systems, have to satisfy tight requirements on power performance. In particular, the highest output power and efficiency levels achievable from a device, together with its linearity, represent the major concern of PA designers. The design results, therefore, in a tradeoff between such conflicting requirements, e.g., linearity versus efficiency or high output power versus low distortion. Potential design approaches are related to the operating frequency and bandwidth requirements, as well as to the available device technology. For narrowband applications, with up to 10% fractional bandwidth, commonly adopted design solutions are based on harmonic tuning (HT) strategies, e.g., class F [1] , [2] or related ones [3] - [5] , to improve PA performance, both in terms of output power and efficiency (i.e., drain or power-added, ). In these approaches, a suitable combination of device input and output harmonic terminations, practically limited up to the third one, is adopted. Output voltage waveform is shaped to fulfill device physical constraints while assuring a higher fundamental component as compared to a class-A amplifier. As a consequence, improvements on output power, power gain, and efficiency are attained [6] . The control of second-harmonic terminations, both at the input and output device ports (hereinafter, 2nd HT PA), demonstrated major performance improvements [7] . However, 2nd HT PA design re- P. Colantonio, F. Giannini, R. Giofrè, E. Limiti, and A. Serino are with the Electronic Engineering Department, University of Roma Tor Vergata, 00133 Rome, Italy (e-mail: paolo.colantonio@uniroma2.it; giannini@ing.uniroma2.it; giofr@ing.uniroma2.it; limiti@ing.uniroma2.it; serino@ing.uniroma2.it).
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Digital Object Identifier 10.1109/TMTT.2006.874872 quires additional design efforts related to the control of the input harmonic terminations to properly generate the output harmonic components with appropriate phase relationships [6] , [7] . Moreover, the resulting output voltage waveform exhibits a peaking behavior toward device breakdown. In GaAs technology, the latter drawback typically confines the 2nd HT strategy to low-voltage applications to prevent device gate-drain junction breakdown and to avoid affecting device reliability. Advances in GaN technology, in which device output voltage swing is mainly limited by the device ohmic region rather than its (very high) gate-drain breakdown, 2nd HT strategy becomes an attractive design solution [8] . Such advantages sum up to the demonstrated higher electromagnetic (EM) pulse hardness, high-temperature stability, and chemical inertness [9] of GaN structures, together with the inherent easier device output matching due to larger optimum large-signal impedances.
While other high-efficiency operating classes have already been demonstrated in GaN technology [10] - [13] , in this paper, for the first time, to the best of the authors' knowledge, a harmonic tuning that makes use of input and output harmonic manipulation is attempted.
In this study, the design of a hybrid -band 2nd HT PA based on a 1-mm GaN device is presented. Starting from device technology, characterization, and modeling, the design strategy and the experimental results for the realized PA are presented and discussed.
In Section II, the GaN HEMT technology is presented, together with the resulting device characterization and modeling. The PA design and its realization are described in Section III, while experimental results in terms of output power, efficiency, and linearity are shown in Section IV. The latter performance results in a 20% bandwidth around 5.5 GHz, with 33-dBm minimum and 60% drain efficiency, together with 36-dBc carrier-to-intermodulation (C/I) ratio.
II. GAN ACTIVE DEVICE
The active device, which was developed by Selex Sistemi Integrati (SSI) S.p.A., Rome, Italy, is a GaN high electron-mobility transistor (HEMT) with 10 100 m gate periphery, whose photograph is shown in Fig. 1 .
A. Device Technology
The layer structure is epitaxially grown on a semi-insulating and amorphous silicon-carbide substrate (4H SiC).
After an SSI proprietary nucleation deposition of 1. layer is grown on top to create the device channel. Device drain and source ohmic contacts composed of the layer series of Ti (20 nm), Al (100 nm), Ni (40 nm), and Au (50 nm) were deposited. Using a transmission-line model (TLM) measurement technique [14] , a /mm contact resistance and a /sq sheet resistance result. Finally, the wafer surface is passivated using SiN plasma-enhanced chemical vapor deposition (PE-CVD), while the active device isolation is achieved by means of fluorine ion implantation. The gate electrode is defined by liftoff of 20-nm Ni/200-nm Au Schottky metallization on the AlGaN surface, which is deposited after opening a window on the SiN layer by using CF4 plasma reactive ion etching. The resulting structure of the device is depicted in Fig. 2 .
Residual current leakage after ion implantation, which is verified by a test pattern consisting of 100-m-wide conductive layers separated by a 10-m insulated gap, results in less than 20 nA at 300-V bias.
Discrete device fabrication is completed with Ti/Pt/Au overlay interconnection and Au-plating for lines, pads, and air bridges, obtaining the device shown in Fig. 1 .
B. Device Characterization and Modeling
The active device has been extensively characterized in static, small-signal, and pulsed operating conditions. Resulting measured data have been used to evaluate the performance of the device and to extract an accurate nonlinear model. -parameters have been measured up to 20 GHz using an on-wafer setup including a probe station and a vector network analyzer. A series of "cold"
and "hot" bias conditions have been considered, taking into account the device power ratings. DC current and voltage at the device terminals have been simultaneously measured together with -parameters. Pulsed -measurements were performed using an on-wafer measurement setup basically composed by a probe station and a GaAsCode [15] pulsed measurement system. Many quiescent bias points have been investigated applying pulses having a duration of 500 ns with a separation of 0 and 5 ms at the device terminals.
The device has been modeled by using a nonlinear equivalent circuit model in which the nonlinear elements are described by the equations proposed by Angelov et al. [16] , [17] . The topology of the equivalent circuit is reported in Fig. 3 .
Model parasitic elements were extracted from the device -parameters, which were measured under cold bias condition ( V) [18] . In particular, -parameters, which were measured with the gate junction in forward bias, have been used to estimate the resistive and inductive parasitic elements, while measurements with the gate in pinch-off were used to determine the values of the parasitic capacitances.
The adopted nonlinear equivalent circuit includes three nonlinear elements: a voltage-controlled drain current source and the gate-source and the drain-source charges. The nonlinear current source represents the AM-AM distortion of the device, and this is the main cause of harmonic generation. The parameters of the function describing this element have been determined fitting the function to the dc and pulsed -measurements. Given the peculiarity of the fitting function expression, especially regarding the gate-source voltage dependence, great care was used to fit both the controlled current source value and its derivatives. This is especially important when harmonic manipulation is concerned.
Voltage-controlled gate-source and gate-drain charges (i.e., and , respectively) contribute to the AM-PM distortion phenomena in the device. Analytical functions parameters describing the latter elements have been determined fitting the functions to the values of the voltage-dependent gate-source and gate-drain capacitances, as extracted from the bias-dependent -parameter measurements. The developed nonlinear model has been implemented in the Microwave Office design environment (i.e., AWR 1 ). Fig. 4 shows the comparison between the measured and modeled -parameters at V and V. The comparison between the measured and simulated pulsed drain current obtained applying the pulse starting from the above-mentioned quiescent bias point is shown in Fig. 5 .
III. PA DESIGN AND REALIZATIONS
For the design of the power stage, a GHz center frequency has been adopted, while a class-AB bias condition ( V and V) has been selected. Such condition, resulting in a mA output current, which is approximately 20% of the maximum, has been selected to prevent wrong harmonic-current phase generation [3] .
The adopted PA design strategy (2nd HT) is based on the control of both input and output active device harmonic terminations (up to the third-harmonic frequencies, i.e., 16.5 GHz), so as to properly shape the drain voltage waveform [19] . In particular, assuming that the active device behaves as a current source, the drain voltage harmonic components can be related to the drain current harmonics through the load impedances , e.g., (1) Expression (1) can be rewritten as (2) where is the ratio between the magnitude of the voltage harmonic components and the fundamental one (3) and is the phase of the harmonic component . With this representation and truncating the series expansion to the third-order, 2nd HT optimum design condition [19] implies that (4) Therefore, in the design of 2nd HT PA, both input and output matching networks play a critical role. The former is responsible for assuring the fundamental conjugate matching condition and, through the choice of suitable harmonic terminations, to shape the device input controlling signal waveform [e.g., voltage in a field-effect transistor (FET)], and thus to control the generation of properly phase-related output drain current harmonic components [19] . The latter is responsible for shaping the device output voltage waveforms according to (1) to fulfill the conditions in (4) .
We should stress that the input harmonic terminations, and especially the input load condition at , become critical to fulfill, in (4), the condition on the phase of the voltage harmonic components.
In fact, assuming, for the sake of simplicity, purely resistive loads across the intrinsic current source, then the phase relation on the voltage harmonic components becomes the same relationship on the drain current harmonic components. Therefore, to fulfill (4), it becomes mandatory to generate the fundamental (I1) and second (I2) harmonics current opposite in phase. Otherwise the use of an output second-harmonic termination become deleterious, as was demonstrated experimentally in [7] . It is important to note that, in the design step, the amplifier has been assumed to operate under a continuous wave (CW) regime. Therefore, the 2nd HT design challenge results in the fulfillment of the optimum conditions represented by (4) at the 1-dB compression point (i.e., 1 dBcp). In fact, the optimization of the device performance at 1 dBcp implies an improvement for back-off operating conditions also, even if such an effect decreases toward the small-signal regime (e.g., increasing the back-off values).
To achieve this goal, the optimum harmonic terminations have been preliminarily determined by using ideal tuners, resulting in the input and output reflection coefficient values ( and , respectively) reported in Table I and graphically depicted in Figs. 6 and 7, respectively (circles).
Subsequently, a lumped-element approach has been adopted to realize the networks fitting the optimum load conditions, thus obtaining the networks reported in Figs. 8 and 9 , respectively. Both 8.5-and 50-series-shunt resistors are required in the input network to assure in-band and low-frequency stability conditions, respectively. The resulting input and output reflection coefficients are reported in Figs. 6 and 7, respectively (square points), as compared with the ideal values obtained using tuners.
In order to realize the amplifier using a hybrid structure, the two lumped-element networks have been transformed into a distributed solution, synthesized on Alumina substrate (with and thickness 381 m), resulting in the input (IMN) and output (OMN) matching networks depicted in Fig. 10 .
The final layout has been analyzed by circuit-oriented and EM simulators, thus obtaining the harmonic loads reported in Figs. 6 and 7, respectively (diamond points). A good agreement between ideal and actual harmonic load values can be noted.
The fabricated PA was mounted onto an aluminum test-jig, as shown in Fig. 11 . The device has been bonded to both IMN and OMN with three gold wires, whose effects have been accounted for by using an equivalent inductive model. Two SMA connectors were used to connect the PA and two capacitors were inserted into the dc path in order to filter out potential low-frequency dc signals.
Simulated values of , and as functions of input power for the realized PA are reported in Fig. 12 .
Output voltage waveforms simulated for different input power levels are shown in Fig. 13 . The voltage waveform corresponding to 1 dB exhibits the typical peaking shape due to the presence of a second-harmonic component. This behavior is stressed also in Fig. 14, where the intrinsic (i.e. , across the current source) load curve at 1 dBgcp is reported. 
IV. EXPERIMENTAL RESULTS
The realized PA has been fully characterized by linear and nonlinear measurements.
A. Small-Signal Characterization
To verify amplifier stability and small-signal performance, PA scattering parameters have been measured using an HP8510C VNA. The resulting measured data are shown in in Fig. 4 . The first cause of such a major difference is the different matching condition to be fulfilled in linear or nonlinear design (e.g., conjugate match versus power match conditions). Moreover, while is measured across the active device, in the hybrid amplifier, losses of both input and output connectors and networks resulting in 0.5 dB have to be take into account. Finally, to obtain low-frequency unconditional stability, a 50-shunt resistor was inserted, while, in the operating frequency bandwidth, an 8-series resistor was required, sacrificing the achievable power gain level.
B. Large-Signal Characterization
The large-signal CW PA characterization has been performed using a microwave synthesized source (Anritsu MG3692A) boosted by a microwave driver amplifier (Cernex 2268) and measuring the relevant power levels by GigaTronics power sensors.
Measured PA performance at 5.5 GHz for the nominal bias condition ( mA and V) and de-embedding the connector losses is depicted in Fig. 16 and compared with simulated results.
An output power exceeding 34 dBm with 63% drain efficiency was obtained. This corresponds to 45% power-added efficiency (PAE), due to the low power gain available from this device at GHz. From Fig. 16 , it can be noted that measured gain compression starts at lower than predicted levels. Such phenomena seems to be related to the device temperature increase, due to power dissipation (e.g., for an output power of 1.9 W and 32.8 dBm, the device dissipates 4 W with a drain efficiency of 47%). Device heating issue is a critical aspect for GaN technology, due to the high power density resulting in very high output power levels (and, consequently, dissipated power levels) in a limited chip area. In this case, an electro-thermal nonlinear model could predict such behavior.
Subsequently, the PA has been characterized in the frequency range from 4.8 to 6.2 GHz, with a 28-dBm fixed drive level. Results are plotted in Fig. 17 and compared with simulated parameters.
As can be noted from Fig. 17 , less than 1-dB ripple in the output power and power gain is obtained in a 20% bandwidth around 5.5 GHz, while drain efficiency is higher than 45%, thus demonstrating the effectiveness of the proposed 2nd HT design approach, even for moderate frequency bandwidth (and, therefore, not only for narrowband applications). This is to stress that such a frequency bandwidth was obtained by adopting a distributed solution and avoiding resonating structures.
Comparisons of the realized PA's performance with state-ofthe-art results for -band GaN PAs are reported in Table II (and shown graphically in Fig. 18 ), demonstrating the advances described in this study. The type column in Table II indicates whether the performances reported are related to a realized PA or to a device characterization.
C. PA Linearity Characterization
Linearity of the realized PA has been tested by using several setups. First, a two-tone characterization has been performed using the setup in Fig. 19 , so as to measure the intermodulation (IM) product levels.
The two sources are synthesized ones (Anritsu MG3692A and HP83640A), while two driver amplifiers (from Cernex 2268 and 2267) operating in the linear regime are adopted to reach the required drive levels. The two input tones are initially at GHz and GHz (i.e., 100 MHz apart). From  Fig. 20 , a 40-dBm PA third-order intercept point results. In the same picture, third-, fifth-, and seventh-order IM products are shown. The IM products have been measured assuming GHz and a tone spacing from 20 to 100 MHz in 20-MHz steps, with a 21-dBm input drive for each tone.
Carrier-to-intermodulation ratios, which are defined as (5) are reported in Fig. 21 , while intermodulation product asymmetries, i.e.,
are plotted in Fig. 22 . As can be noted from previous figures, asymmetry decreases while increasing the tone spacing, according to experimental results reported in [30] .
Furthermore, , which is measured with a 20-MHz tone spacing, and efficiency performance have been measured varying the gate bias (i.e., for different quiescent drain currents). The results are reported in Fig. 23 , thus demonstrating a simultaneous optimization of performance together with the maximization of the PA efficiency. Such an increase is strictly related to the use of a 2nd HT design scheme [31] .
V. CONCLUSION
In this paper, the design of a hybrid -band 2nd HT PA based on a GaN device has been presented. Starting from the device technological realization aspects, a nonlinear model has been extracted, and the adopted design criteria have been presented. A complete characterization in terms of small-signal, large-signal, and intermodulation measurements has been presented. In particular, the experimental result demonstrate a bandwidth larger than 20% around 5.5 GHz, with a 33-dBm minimum output power and a 60% drain efficiency, together with high linearity performance. His research activities concern small-and large-signal characterization and modeling of microwave and millimeter-wave active devices, noise characterization and modeling of field effect transistors for microwave and millimeter-wave applications, and design methodologies of millimeter-wave low-noise amplifiers.
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